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Abstract
Digital communications and data storage are expanding at fast rates, increasing the need
for advanced cryptographic standards to validate and provide privacy for that data. One
of the basic components commonly used in information security systems is cryptographic
hashing. Cryptographic hashing involves the compression of an arbitrary block of data into
a fixed-size string of bits known as the hash value. These functions are designed such that
it is computationally infeasible to determine a message that results in a given hash value.
It should also be infeasible to find two messages with the same hash value and to change
a message without its hash value being changed. Some of the most common uses of these
algorithms are digital signatures, message authentication codes, file identification, and data
integrity.
Due to developments in attacks on the Secure Hash Standard (SHS), which includes
SHA-1 and SHA-2 (SHA-224, SHA-256, SHA-384, SHA-512), the National Institute of
Standards and Technology (NIST) will be selecting a new hashing algorithm to replace
the current standards. In 2008, 64 algorithms were entered into the NIST competition and
in December 2010, five finalists were chosen. The final candidates are BLAKE, Keccak,
Grøstl, JH, and Skein. In 2012, one of these algorithms will be selected for the Secure Hash
Algorithm 3 (SHA-3).
This thesis focuses on the development of a versatile hardware architecture for Skein
that provides both sequential and tree hashing functions of Skein. The performance op-
timizations rely heavily on pipelined and unrolled architectures to allow for simultaneous
v
hashing of multiple unique messages and reduced area tree hashing implementations. Ad-
ditional result of this thesis is a comprehensive overview of the newly developed architec-
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One of responsibilities of The National Institute of Standards and Technology (NIST) is to
determine standards for securing and maintaining the integrity of digital data. In particular
the Computer Security Division (CSD) of NIST defines a set of secure hashing algorithms
(SHA) in order to accomplish these goals. In 2005 a differential attack on SHA-1 was
announced by Prof. Xiaoyun Wang that would discover a hash collisions with complexity
263 rather than the ideal 280 operations [4]. More recent research has determined differential
paths with complexity 252[3]. With this new discovery in addition to collisions on MD4,
MD5, SHA-0, and collision attacks on SHA-1, NIST initiated a competition to develop a
new hashing algorithm to be named SHA-3 [15]. Since the initial submissions, the field
of candidates has been narrowed to five finalists: Keccak, Grøstl, JH, BLAKE, and Skein.
Each of these algorithms has been carefully scrutinized by the cryptographic community
and NIST for security. The performance of these algorithms with respect to throughput
and area on different platforms will also be a factor when selecting the new algorithm for
SHA-3.
1.1 Motivation
In attempts to achieve higher performance, FPGAs have been utilized as one of the plat-
forms for implementing the algorithms. Due to Skein’s security and being the only finalist
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to provide a tree hashing mode, this work has chosen to focus on developing a novel archi-
tecture for Skein. There are currently a few different FPGA architectures for Skein, each
with its own performance advantages. This flexibility in implementation options makes
Skein a suitable choice for hardware development. In addition to being secure Skein’s uses
basic operations of addition and exclusive OR. These simple operations make FPGAs an
ideal target platform. Multiple FPGA architectures have been developed for Skein, and this
work intends to contribute to Skein hardware development by developing a more versatile
architecture. A detailed evaluation of the performance of this architecture will be provided
to aid other researchers in evaluating this design and other future designs.
1.2 Skein
Although the security of Skein is not a focus of this work, its security makes it a strong
competitor for SHA-3. NIST’s report on the second round candidates stated that the most
severe attacks on Skein include a key-recovery attack on 39 rounds of Threefish-256 and
42 rounds of Threefish-512 as well as a rotational distinguisher on 53 and 57 rounds of the
Skein-256 and Skein-512 compression fucntions, respectively [13]. Skein is also one of the
most flexible SHA-3 candidates. With its multiple internal state sizes and any size out, it
can be used as a direct substitution for any of the current SHA hash functions [14] as well




Skein was developed by a team led by Bruce Schneier and Niels Ferguson and was selected
as a finalist for the NIST SHA-3 competition [13]. The base component of Skein is the
Threefish tweakable block cipher. The Threefish cipher has three inputs, the plaintext, key,
and tweak as shown in Figure 2.1. Using this block cipher allows Skein to operate in a
variety of different configurations as well as improve the security of the hashing function.
Figure 2.1: Threefish block cipher diagram
The Threefish function can be represented as TF (K,P, T ), with T being the current
tweak value, P the current plaintext input, and K the key input. The Skein family of
hash functions can use multiple internal state sizes as well as multiple output sizes. The
internal state sizes are based off of the internal state size of Threefish. The three standard
state sizes for Threefish are 256, 512, and 1024 bits. The output size can be of any length
and is independent of the state size. The accepted naming convention is Skein-StateSize-
OutputSize. For example the Skein hash function with an internal state size of 256-bits and
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output of 256-bits is referred to as Skein-256-256. Since the output size is independent of
the internal state size, the variants are designated as Skein-256, Skein-512, and Skein-1024
to represent the internal state size only.
The tweak input to Threefish contains multiple parameters that vary depending on the
configuration and message. Figure 2.2 illustrates the tweak value with more detailed de-
scriptions in Table 2.1.
Figure 2.2: Tweak parameters diagram [14]
Table 2.1: Tweak parameters [14]
Name Bits Description
Position 0– 95 The number of bytes in the string processed so far
(including this block)
reserved 96–111 Reserved for future use, must be zero
TreeLevel 112–118 Level in the hash tree, zero for non-tree computa-
tions.
BitPad 119 Set if this block contains the last byte of an input
whose length was not an integral number of bytes. 0
otherwise.
Type 120–125 Type of the field (config, message, output, etc.)
First 126 Set for the first block of a UBI compression.
Final 127 Set for the last block of a UBI compression.
The Threefish block cipher is used in a Matayas-Meyer-Oseas (MMO) construction as
shown in Figure 2.3 [7]. The output of the MMO (Hi) is equal to exclusive OR of the
message block and the output of the Threefish block, which will be described in the Skein
Specification section.
Unique Block Iteration is used to chain multiple iterations of the MMO together to hash
an entire message and any other UBIs required by the type of hashing being performed.
4
Figure 2.3: Threefish block in MMO configuration
Each UBI is responsible for processing one of the arguments in Table 2.2, each of which
serves a different function. When using multiple arguments, the arguments are processed
in increasing order by value.
Table 2.2: Skein type field values
Symbol Value Range Description
Tkey 0 Key (for MAC and KDF)
Tcfg 4 Configuration block
Tpcs 8 Personalization String
TPK 12 Public key(for digital signature hashing)
Tkdf 16 Key identifier (for KDF)
Tnon 20 Nonce (for stream cipher or randomized hashing)
Tmsg 48 Message
Tout 63 Output
Considering the different sizes and configurations of Skein, several variables are defined
to aid in detailing the algorithm. These variables with their range of values and descriptions
are shown in Table 2.3. Many of these variables are explained in more detail in following
sections.
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Table 2.3: Skein symbol definitions
Symbol Value Range Description
Nb 32, 64, 128 Internal state size in bytes.
No 1 - (264 − 1) Output size in bits
NM 1 - (296 − 1) Message size in bytes
YL 1 - (28 − 1) Tree leaf size encoding
YF 1 - (28 − 1) Tree fan-out encoding
YM 1 - (28 − 1) Maximum tree height
M 0 - (299 − 1) Message of maximum length 296 − 1 bytes
G 0 - (28 − 1) Chaining variable from previous UBI of Nb bytes.
Ts See Table 2.1 128-bit initial tweak value
2.1 Threefish
Threefish is the tweakable block cipher used inside each UBI. This block cipher takes three
inputs: the key (K) of Nb bytes, the plaintext message input (P ) of Nb bytes, and the tweak
(T ) of 128-bits. Threefish operates internally on 64-bit words, and thus all of the inputs
are split into multiple 64-bit words. Each variant of Skein corresponds to the equivalent
variant of Threefish (Skein-256 uses Threefish-256, each with Nb = 32). The output (C) of
Threefish is also a Nb-byte value. The basic representation of the Threefish block cipher
was shown in Figure 2.1. From the various inputs, multiple variables can be defined for
Threefish. These variables are described in Table 2.4.
Within the Threefish block cipher are three primary operations: MIX, permute, and
subkey addition. Each of these operations is described in detail in following sections. A set
of Nw/2 MIX operations and a single Permute function constitutes a single Threefish round.
For Skein-256 and Skein-512, the total number of rounds (Nr) is 72, and 80 for Skein-
1024. Before the first round and after every fourth subsequent round, a subkey addition is
performed. Figure 2.4 shows the first four rounds and two subkey additions for Skein-256.
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Table 2.4: Threefish variable definitions
Variable Definition
Nw number of 64-bit words in each message/key block (8 ·Nb/64)
Nr number of rounds in the block cipher
i word index (0, . . . , Nw − 1)
j word index (0, . . . , Nw/2− 1)
d current round (0, . . . , Nr − 1)
k0, . . . , kNw−1 64-bit words of key input
t0, t1 64-bit words of tweak input
p0, . . . , pNw−1 64-bit words of plaintext input
vd,i ith word of state after d rounds
s subkey number
pi 64-bit block of plaintext or message block input
ci 64-bit block of ciphertext or output block input
2.1.1 MIX and Permute
Each Threefish round contains a number of MIX operations and a single permute operation.
The MIX operation is comprised of an unsigned 64-bit addition, a rotation (logical shift),
and an exclusive OR. Given two input words (x0, x1), the MIX operation produces outputs
(y0, y1) according to the following equations.
y0 := (x0 + x1) mod 2
64
y1 := (x1 ≪R(d mod 8),j)⊕ y0
A diagram of the MIX function can be seen in Figure 2.5, and Table 2.5 shows the rotation
values for all variants of Skein. The rotation value is dependent upon the word index j and
round number mod 8 (d mod 8). Since two words are processed by each MIX block, Nw/2
MIX blocks are required for each of the Skein variants. For Skein-256, Skein-515, and
Skein-1024, Nw is 4, 8, and 16 respectively, thus requiring 2, 4, and 8 MIX blocks.
After the MIX operation, the 64-bit outputs are reordered before entering the next
round. The reordering patterns are shown in Table 2.6. For hardware architectures the
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Figure 2.4: First four rounds of Threefish-256 [14]
permutations are achieved simply by routing the outputs of one round to the corresponding
inputs of the next round.
2.1.2 Subkey Generation
Before the first MIX and permute and after every fourth subsequent MIX and permute
operation, a subkey is added to the current Threefish state. The Nr/4 + 1 subkeys are
generated using the output of the previous Threefish block (the key), the tweak, and the
subkey number. Both the key (K) and tweak (T ) are extended by a single word using
the formulas shown below. C240 is a constant defined as 0x1BD11BDAA9FC1A22. This
constant was chosen so that no extended key would be all zeroes. Further explanation of
8
Figure 2.5: MIX operation
Table 2.5: MIX rotation values [14]
Nw 4 8 16
j 0 1 0 1 2 3 0 1 2 3 4 5 6 7
0 14 16 46 36 19 37 24 13 8 47 8 17 22 37
1 52 57 33 27 14 42 38 19 10 55 49 18 23 52
2 23 40 17 49 36 39 33 4 51 13 34 41 59 17
d = 3 5 37 44 9 54 56 5 20 48 41 47 28 16 25
4 25 33 39 30 34 24 41 9 37 31 12 47 44 30
5 46 12 13 50 10 17 16 34 56 51 4 53 42 41
6 58 22 25 29 39 43 31 44 47 46 19 42 44 25
7 32 32 8 35 56 22 9 48 35 52 23 31 37 20
how this value was determined can be found in the Skein specification [14].




t2 := t0 ⊕ t1
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Table 2.6: Permutation values [14]
i =
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
4 0 3 2 1
Nw = 8 2 1 4 7 6 5 0 3
16 0 9 2 13 6 11 4 15 10 7 12 3 14 5 8 1
Using the extended key and tweak, each subkey sks is generated according to the expres-
sions below.
sks,i := k(s+i) mod (Nw+1) for i = 0, . . . , Nw − 4
sks,i := k(s+i) mod (Nw+1) + ts mod 3 for i = Nw − 3
sks,i := k(s+i) mod (Nw+1) + t(s+1) mod 3 for i = Nw − 2
sks,i := k(s+i) mod (Nw+1) + s for i = Nw − 1
This subkey generation can be more easily understood through the illustration in Figure
2.6. This figure shows that after each subkey is generated, the extended key and tweak
are shifted one word to the left, and the additions are performed as before. There are two
standard approaches to implementing the subkey generator in hardware, both of which are
discussed in the supporting work section.
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Figure 2.6: Generation of the first two subkeys for NW = 4
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2.2 Unique Block Iteration
Unique Block Iteration is the chaining of multiple Threefish blocks together in order to
compress an arbitrary length input to a fixed size output. Skein uses UBIs to execute the
processing for each of the arguments of Skein shown in Table 2.2. Each UBI has three
inputs and a single output. The inputs to a UBI are the message (M ) of arbitrary length
with a maximum length of (296 − 1) bytes, an initial chaining variable (G0) of Nb bytes,
and an initial tweak value of 128-bits (Ts). The output of any UBI is also of size Nb
bytes. The UBI for each of these arguments contains a different number of Threefish blocks
depending on the size of the message input. A UBI can be represented by the expression
shown in Equation 2.1. This work focuses on simple Skein hashing, which utilizes only
the Configuration, Message, and Output UBIs as shown in Figure 2.7. The remaining UBI
types are detailed in the Skein specification [14].
Gi = UBI(Gi−1,M, Ts) (2.1)
Within a UBI, multiple Threefish blocks may be chained together. When multiple
blocks are chained together, the fields in the tweak are varied to customize the particu-
lar block of M being processed.
Figure 2.7: UBIs for simple Skein hashing [14]
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2.2.1 Configuration UBI
The configuration UBI is the first UBI to be processed for a simple Skein hash and is re-
quired for all methods of Skein hashing. The message input to this UBI is a configuration
string of Nb bytes. The configuration string contains multiple parameters, which are shown
in Table 2.7. Several parameters are variable and define the form of hashing being per-
formed. The remaining parameters are currently fixed values, which include the schema
identified, which is simply the ASCII string “SHA3”, the version number, which is cur-
rently 1, and multiple reserved reserved bytes set to 0. The variable parameters include
No indicating the output length being used, and the tree configuration parameters (YL, YF ,
YM ), which determine the leaf size, fanout, and maximum height of the constructed tree.
The tree mode parameters are explained in more detail in the Tree Hashing section.
Table 2.7: Skein configuration string [14]
Size in
Offset Bytes Name Description
0 4 Schema identifier The ASCII string “SHA3”
= (0x53, 0x48, 0x41, 0x33)
4 2 Version number Currently set to 1
6 2 Reserved, set to 0
8 8 Output length No
16 1 Tree leaf size enc. YL
17 1 Tree fan-out enc. YF
18 1 Max. tree height YM
19 13 Reserved, set to 0
Using the configuration string, one can define the UBI using the following inputs and
the output defined in Equation 2.2.
G := K ′, Output of Key UBI or string of Nb zero bytes
M := C, Configuration string as defined in Table 2.7






After the configuration UBI, the message to be hashed is processed. In the message UBI
multiple Threefish blocks are used in order to process the entire NM bytes of the message.
Since an entire block of Nb bytes is required for the plaintext input of each Threefish block,
a message that is not an integer multiple of 8 bits must be padded by setting the most sig-
nificant unused bit to “1” and the remaining unused bits to “0” until a multiple of Nb bytes
is achieved. The padded message is split into dNM/Nbe message blocks (M0, . . . ,Mk−1),
and therefore equally as many Threefish blocks are chained together to complete the mes-
sage UBI. For sequential Skein hashing the message UBI is processed using the following
inputs and output defined in Equation 2.3.
G := G0, Output of Configuration UBI
M := M , Message to be hashed of length NM bytes
TS := Tmsg, Initial tweak value.
G = UBI(G0,M, Tmsg2
120) (2.3)
Figure 2.8 shows an example of a message UBI for a message with exactly 3·Nb bytes. The
chaining variable G0 is the output from the configuration UBI. The message input is the
first block (M0) of the message, and the initial tweak T0 has the first block field set to “1”
and the position is set to Nb. The key input to the next two Threefish blocks is the output
of the previous Threefish block. For T1, the first block field is reset to “0” and the position
is set to 2 ·Nb. The last tweak T2 sets the last block field to “1” and the position to 3 ·Nb.
H2 would become the chaining variable input for the output UBI. For a message that is not
an integer multiple of Nb bytes before padding, the position field of the last tweak is set to
the to the number of bytes prior to padding.
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Figure 2.8: Message UBI for M with 3 ·Nb bytes
2.2.3 Output UBI
The final stage of processing is the Output UBI. This stage takes the chaining variable from
the Message UBI and generates the No bits for the final hash value. If No is equal to or less
than that of 8*Nb, only one output UBI is required to generate the final output of Skein.
If No is greater than 8*Nb, dNo/(8 ∗ Nb)e UBIs are needed to compute the final output of
Skein. The inputs to the Output UBI are defined as follows :
G := G, Output of Message UBI
M := 0, 1, 2, . . ., Byte value corresponding to which Output UBI is being processed
TS := Tout, Initial tweak value.
The final hash output is the first No bits of H as defined in Equation 2.4 are used.
H = UBI(G, 0, Tout2
120)||UBI(G, 1, Tout2120)||UBI(G, 2, Tout2120)|| · · · (2.4)
Examples of Skein with different output sizes are illustrated in Figures 2.9(a) and 2.9(b).
Figure 2.9(a) shows how the UBIs of Skein are chained together in the case of No ≤ 8 ·Nb,
which requires only one Output UBI. In the second example 2 · Nb · 8 ≤ No ≤ 3 · Nb · 8,
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and thus three Output UBIs are required as illustrated in Figure 2.9(b).
(a) No ≤ 8 ·Nb (b) 2 ·Nb · 8 ≤ No ≤ 3 ·Nb · 8
Figure 2.9: Skein with different size outputs [14]
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2.2.4 Tree Hashing
In sequential Skein, the message is processed in a single UBI. In order to allow for the
ability to speed up the message processing, the designers of Skein included a tree hashing
option. In tree hashing, the message UBI can be split up into multiple UBIs to construct a
tree. A diagram depicting a generic hash tree in shown in Figure 2.10.
Table 2.8: Skein tree hashing symbol definitions
Symbol Description
YL The leaf size encoding. Number of blocks processed by each leaf node is 2YL ,YL ≥ 1
YF The fan-out encoding. The fan-out of a tree is 2YF with YF ≥ 1
YM The maximum tree height; YM ≥ 2, 255 if not specified
Nl Leaf size, Nb2YL
Nn Node size, Nb2YF
The structure of the tree is defined by YL, YF , and YM . These parameters are defined
along with other important variables for tree hashing as shown in Table 2.8.
Figure 2.10: Example of Skein hash tree [14]
For every UBI in the tree, the chainging variable (G) is the output of the previous
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stage of processing, usually the Tcfg stage. Equations 2.5, 2.6, and 2.7, describe the tree
processing of a message (M ). The message is initially split into k = dNM/(Nb · 2YL)e
message blocks (M0,0, . . . ,M0,k−1) of size Nb · 8 · 2YL bytes for M0,0 through M0,k−2 and
less than or equal to Nb · 8 · 2YL bytes for M0,k−1. The outputs of the leaf level UBIs are
concatenated to produce a new message M1 (Eq. 2.5). This new message is then split into
j blocks of size Nb · 2YF . Each subsequent level is processed (Eq. 2.6) until the root node
is reached . The root node produces the chaining variable to the output UBI (G0) using
Equation 2.7. The tweak for each of the following equations takes into consideration the
tree level, and the position field now indicates how many bytes have been procesed by the
UBIs at the current level.
M1 =‖k−1i=0 UBI(G,M0,i, T ) (2.5)
Ml+1 =‖j−1i=0 UBI(G,Ml,i, T ) (2.6)
Go = UBI(G,MYM−1, T ) (2.7)
Varying the parameters YL, YF , and YM produces different tree structures for a given
message. Figure 2.11 illustrates different tree structures for a message of 8 · Nb bytes. In
each of the examples YF and YL are varied. For YL = 1, the leaf level will contain 4 UBIs as
each UBI will process 2YL message blocks, and for YL = 2 each leaf level UBI can process
4 message blocks. Each subsequent level processes 2YF outputs from the previous level. If
a maximum tree height (YM ) is defined, once the tree reaches this height, the root node will
process all UBI outputs of the previous level. If YM is undefined, the default maximum tree
height is 255.
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When designing FPGA architectures for Skein, there are many different factors to consider
such as maximum clock frequency, latency, area, and the resulting throughput. Early de-
signs focused on methods of improving the sequential Skein hashing but recent research has
developed more novel architectures. In [1], Aric Schorr developed a multicore architecture
in order to utilize Skein’s tree hashing mode, while in [9] Walker, Sheikh, Mathew, and Kr-
ishnamurthy developed an application specific integrated circuit (ASIC) capable of hashing
multiple unique messages simultaneously. This work furthers the above mentioned work to
develop flexible and high-performance architectures utilizing unrolled and pipelined archi-
tectures to perform sequential, multiple message, and tree hashing. This is accomplished
without any Configurable Logic Block (CLB) overhead in the primary Threefish compres-
sion function core.
3.1 Iterative
The first FPGA architecture developed for Skein by Men Long was described in [11]. The
main focus of his work was the iterative architecture, which is the most straightforward
design as only one round is implemented in hardware. This round contains the 64-bit
adders and exclusive ORs for the MIX function. The dynamic rotations of Threefish require
multiplexers to switch between the different possible rotations. A set of 8 · Nb registers is
then required to hold the current state of Threefish. Due to the registering of the current
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state of Threefish after each round, the latency of the iterative architecture is 72 clock cycles
for Skein-256 and Skein-512, and 80 cycles for Skein-1024. At the input to the Skein
round hardware is a multiplexer that selects between the message input block or the current
Threefish state. The exclusive OR at the output of the round logic produces the chaining
value or hash output as required by the MMO construction. The last component of the
iterative hardware is the subkey generator. The core iterative architecture used to perform
Skein hashing is shown in Figure 3.1. Although the iterative architecture is not used in this
work, important design considerations regarding subkey generation can be gained from
the work of Long [11] and Schorr [1] in order to achieve the highest performance for the
architecture presented in this work.
Figure 3.1: Iterative Threefish architecture [11]
Table 3.1: Iterative architecture results
Design Device Bits Slices Clk Latency TP
(MHz) (Cycles) (Mbps)
[11] XC5VLX50-3 256 1001 114.9425 72 408.68
[11] XC5VLX50-3 512 1877 114.9425 72 817.37
[11] XC5VLX50-3 1024 3656 84.8176 80 1085.67
21
3.2 Unrolled
Although the iterative approach is the most straightforward, the performance results are
not satisfactory. One of the bottlenecks is the multiplexers required to implement the dy-
namic rotations in the MIX operation. In order to eliminate the delay incurred through the
multiplexers, designers can unroll the hardware to reduce the size or completely eliminate
these multiplexers [17]. To determine how many times to unrolled the hardware, specific
elements of the Skein algorithm are examined. The first option is to unroll the hardware
4 times, since subkeys are added to the Threefish state every 4th round. This architecture
requires 4 full MIX and permute operations to be implemented in hardware, and the subkey
generator remains the same. Although multiplexers are still required to handle the dynamic
shifts, their size is greatly reduced from 8-1 multiplexers to 2-1 multiplexers. Unrolling 4
rounds increases the critical path and thus lowers the maximum achievable clock frequency,
but in turn decreases the latency to 18 clock cycles [11]. Long’s results along with the re-
sults of other 4-round unrolled architectures are shown in Table 3.2. Long’s throughput
is improved through the unrolling, but clearly the his subkey generation architecture still
hinders this design which is discussed in a later section.
Table 3.2: Four round unrolled results
Design Device Bits Slices Clk Latency TP
(MHz) (Mbps)
[11] XC5VLX50-3 512 2662 40.8 18 1161
[5] Virtex-5* 512 1716 119.1 19 3209
[10] XC5VLX30-3 256 854 115.0 21 1482
[2] Virtex-5* 512 1786 83.7 22 1945
* Unspecified Virtex-5 FPGA
Further improving upon the 4-round unrolled approach, Tillich’s 8-round unrolled de-
sign has been the inspiration for most of the recent unrolled designs [17]. By unrolling
8 rounds, all dynamic shifts of the MIX operation are eliminated and these shifts are ac-
complished simply by the routing of the wires. Similar to the 4-round unrolled approach,
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additional hardware is required to implement the extra rounds; however the subkey gener-
ator must also be modified. Since a subkey must be added every 4th round, two subkeys
must be generated in each clock cycle. Additional hardware is required to generate both
subkeys each clock cycle. Tillich’s 8-round unrolled architecture and dual subkey generator
are shown in Figures 3.2 and 3.3 respectively.
Figure 3.2: Eight-round unrolled Threefish architecture [17]
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Figure 3.3: Dual subkey generator [17]
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Once again, the critical path is increased, and the latency is further decreased to 10
clock cycles. The performance of 8 round unrolled architectures has proven to the be the
most efficient solution for sequential hashing on FPGAs. Results for several different 8
round unrolled architectures are shown in Table 3.3.
Table 3.3: 8-round unrolled results
Design Device Bits Slices Clk Latency TP
(MHz) (Cycles) (Mbps)
[17] XC5VLX110-3 256 937 68.4 10 1751.0
[17] XC5VLX110-3 512 1632 69.0 10 3534.8
[17] XC5VLX110-3 1024 2994 68.9 11 6414.0
3.3 Pipelined
A pipeline Skein architecture was first introduced by Walker et al. in [9] shows benefits of
pipelining unrolled architectures through an Application Specific Integrated Circuit (ASIC)
design. When pipelining an unrolled Skein architecture, registers are inserted between each
round. In turn, the critical path is decreased thus increasing the achievable clock frequency.
However, due to data dependencies, hashing a single message with a pipelined design will
see a decrease in performance as a pipelined design increases latency. A pipelined design
allows for multiple unique messages to be hashed simultaneously. This type of architecture
would be especially beneficial in a system where multiple data stream must be processed
at the same time such a network router [9]. This establishes that a pipelined hardware
architecture can be efficiently utilized in certain applications. Figure 3.4 shows the high
level diagram of the pipelined architecture.
Although the most obvious application of a pipelined architecture is to hash multiple
messages simultaneously, it has been proposed in [11] and in [1], that tree hashing could
also benefit from a pipelined architecture. Since tree hashing splits a single message UBI
into multiple UBIs, it would be possible to execute multiple UBIs simultaneously using a
pipelined core. This approach could reduce the hardware required in comparison with the
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duplicate core model [1].
Figure 3.4: Pipelined architecture [9]
The results for the ASIC design are shown in Table 3.4, and although performance of
this circuit can not directly be compared to FPGA performance, the area overhead percent-
age and speedup for each of the pipelined architectures in [9] can give some insight as to
what to expect in a pipelined architecture on an FPGA. The design with only one pipeline
register is equivalent to an 8 round unrolled architecture. The 2, 4, and 8 pipeline regis-
tered architectures insert a register every fourth, every other, and every round respectively.
Simplified diagrams of the 4 and 8 pipeline registered architectures are show in Figure 3.5.
In [6] several different pipelined Skein FPGA implementations were developed for
Skein-512. These implementations include a 4-round unrolled architecture with two pipeline
registers, a 4-round unrolled architecture with 5 pipeline register, an 8-round unrolled ar-
chitecture with 10 pipeline registers similar to the architecture developed in this work. The
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results for these designs is shown in Table 3.5
Table 3.4: Skein-512 ASIC results (32nm Technology) [9]
Pipeline Area Clk Latency Throughput Speedup Area
Registers (Gates) (MHz) (Cycles) (Gbps) Overhead
(%)
1 57,931 631.31 10 32.32 1.00 0.00
2 60,395 1126.13 20 57.66 1.78 4.25
4 62,954 1736.11 40 88.89 2.75 8.67
8 70,071 2380.95 80 121.90 3.77 20.96
Table 3.5: Skein-512 pipelined hardware results
Design Architecture Slices Throughput
(Mbps)
4/2 [6] Virtex5 2314 5013
4/5 [6] Virtex5 3942 6141
8/10 [6] Virtex5 8831 10973
4/2 [6] Virtex6 1818 5649
4/5 [6] Virtex6 3209 7664
8/10[6] Virtex6 7323 11982
3.4 Duplicate Cores
An additional architecture for Skein is aimed at efficiently processing messages using Skein
tree hashing. This architecture, developed by Aric Shorr [1], uses multiple unrolled cores
to process multiple UBIs of the message stage of Skein simultaneously. Each core is con-
nected to a central controller which assigns each core a particular UBI to process. This
architecture was designed for scalability such that only non-bus signals are added when the
number of cores is increased. Performance results of this archtecture are shown in Table
3.6.
The handling of the message in memory was also carefully examined, and a mem-
ory storage scheme was developed to coordinate the reading and writing of UBI outputs
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Figure 3.5: Pipelined architecture with 4 (left) and 8 (right) pipeline registers
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Table 3.6: Multiple core results [16]
Device Input block Slices Clk Latency Throughput Number
size (bits) (MHz) (Cycles) (Mbps) of cores
XC5VLX110-3 256 3024 59.3 10 3037 2
XC5VLX155-3 256 5657 54.9 10 5625 4
XC5VLX155-3 512 5454 50.1 10 5129 2
to/from memory. It was also suggested in [1], that a pipelined architecture could be used
for implement tree hashing. This concept is thoroughly explored in this work.
3.4.1 Subkey Generation
There are two different ways to implement the key scheduler. In [11], Long uses a MuxSwitch
approach to perform the “shifting” of key and tweak words by selecting the appropriate key
and tweak words to feed into the subkey adders. The second method uses shift-registers to
shift the key and tweak words while the inputs to the subkey adders remain connected to
the same registers. This method was first introduced by Tillich [17]. It is important to note
that the registered approach also adds an additional cycle to the latency, increasing it to 73
cycles for Skein-256 and Skein-512, or 81 cycles for Skein-1024 for the iterative approach,
or 10 and 11 cycles respectively for the 8-round unrolled design. The performance ram-
ifications of the MuxSwitch approach are that flip-flops are saved, but the look up tables
(LUTs) required to construct the multiplexers introduce significant delays.
In [1], the impact on the throughput and sizing of the iterative architecture due to these
two different subkey generator implementations was analyzed, and the results are shown in
Table 3.7.
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Figure 3.6: MuxSwitch subkey generator [11]
Table 3.7: Subkey hardware for Skein-512 [1]
Design Device Bits Slices Clk (MHz) % Increase
MuxSwitch XC5VLX110-3 512 818 NA
MuxSwitch (Unrolled) XC5VLX110-3 512 1263 NA 54.40
Registered XC5VLX110-3 512 448 1574.8
Registered (Unrolled) XC5VLX110-3 512 480 1564.9 7.14
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While designing the architecture for this work, many factors were considered such as la-
tency, throughput, and area. The main goal of this work was to create a versatile FPGA
architecture that can hash messages in multiple modes while maintaining high throughput
and small area. Efficient utilization of the FPGA hardware was key when designing the
architecture. Previous design concepts and performance analysis aid in the development
of the proposed architecture. The architecture is designed to be fully autonomous and as-
sumes an ideal memory interface is provided, which will be explained in later sections. For
discussion on non-ideal memory interfaces for Skein hardware see [1]. While the concepts
presented in the following sections can be applied to any of the variants of Skein, this work
focuses only on Skein-256-256.
4.1 Versatile Unrolled and Pipelined Architecture
In order to create an architecture capable of hashing messages in multiple modes, the core
component of Skein, Threefish, must be modified to accommodate these modes. The first
mode that the Threefish core must be capable of operating in is the unrolled sequential
mode as in [1] and [17]. This is the basis for the versatile Skein architecture. The second
mode, a multiple message mode, requires a pipelined Threefish core as seen in [9] that
is capable of hashing multiple messages simultaneously. The last mode, the pipeline tree
hashing mode utilizes the same hardware as the multiple message mode with a different
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control scheme. Merging these unrolled and pipelined Threefish architectures will create
the versatile Threefish compression function.
4.1.1 Threefish Architecture
The hardware developed in this work takes the standard unrolled Threefish hardware archi-
tecture and inserts pipeline registers between each round and after each subkey addition.
This modification creates a pipelined design with 10 pipeline stages. This pipeline differs
slightly from that in [9] in that there are pipeline registers after each subkey addition; thus
no more than one 64-bit addition takes place in a single clock cycle. The insertion of these
additional registers is done in order to increase the speedup achieved through piplelining.
From [1], the iterative model with a critical path containing two 64-bit adders achieves a
maximum clock frequency of 176 MHz, whereas the unrolled model achieves a maximum
clock frequency of 69 MHz. Without adding pipeline registers after each subkey addition,
the maximum speedup achieved through pipelining only would be 2.55. By reducing the
critical path to a single 64-bit adder, a speed up in clock frequency of 4–5 should be ex-
pected. By adding these pipeline stages the latency for the full 72 rounds of Threefish-256
is increased to 91 cycles for the first message being hashed. Additional cycles of latency
are incurred for the additional pipeline stages and and overhead cycles.
By pipelining the Threefish core, it is capable of hashing multiple messages simul-
taneously but reduces the performance of hashing only a single message because of the
increased latency [9]. To maintain the functionality of the standard unrolled Threefish ar-
chitecture, the input to each round/subkey adder is multiplexed between the combinational
and registered outputs of the previous round/subkey. These multiplexers allow the hardware
to switch between registering the internal state after every round/subkey addition or only
registering after the first subkey adder. Figure 4.1 shows the versatile round architecture
for a single round of Threefish-256.
To utilize the FPGA’s hardware efficiently, the multiplexers for the inputs to MIX func-
tion are integrated into the LUTs that perform the MIX operation rather than implemented
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Figure 4.1: Versatile Threefish round architecture
in their own LUTs so that no overhead is incurred. Figure 4.2 illustrates how the 6-input 2-
output LUTs in the Xilinx Virtex-5 and Virtex-6 FPGAs are used to integrate these multi-
plexers.
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Figure 4.2: Multiplexed 64-bit adder using single 6-2 LUT
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Figure 4.3: Four-bit adder in single Xilinx SLICEM
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Each slice in a Virtex-5 or Virtex-6 FPGA contains 4 LUTs and a dedicated carry-chain
for fast carry-bit propagation, and thus a single slice can implement 4 bits of addition as
shown in Figure 4.3. The dedicated carry-chain of each slice is connected to the adjacent
slices above and below it in order to create the larger adders.
4.1.2 Deep Pipelined Architecture
In an attempt to reduce the critical path of the architecture further, a “deep-pipelined”
architecture is proposed. This deep-pipelined architecture splits the 64-bit additions into
two 32-bit addition separated by registers. This further pipelines the Threefish compression
function creating a total of 20 pipeline registers. Figure 4.4 illustrates how the adders in
the Threefish round can be split into two 32-bt additions. Although the latency of this new
deep-pipelined architecture is doubled, the increase in maximum clock frequency due to the
decreased adder delay will provide increased performance when hashing many messages
simultaenously and in tree mode.
Figure 4.4: Deep pipeline MIX architecture
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4.1.3 Subkey Generator
The second main component of the Threefish cipher is the subkey generator. As detailed in
the specification section, the subkey generator produces a subkey that is added to the cur-
rent state of Skein before the first round and after every 4th round. In order to accommodate
both the sequential and pipelined Threefish, a specialized subkey generator was developed.
In particular two individual subkey generators are necessary to produce the subkeys for
the unrolled version of Threefish. The pipelined Threefish compression function in this
work contains 10 pipeline registers and thus can hash up to 10 messages simulatenously,
and up to 20 messages for the deep pipelined Threefish core. The subkey generator must
then store the extended key and extended tweak for all 10 messages or 20 messages for
the deep-pipelined architecture. As stated earlier, the highest performing approach to sub-
key generation is to use registers to store the exteded key and extended tweak. For 10
messages, this would require 10 · (320 + 192) = 5120 flip flops, which would require a
minimum of 640 slices in a Virtex-6 or 1280 slices in a Virtex-5 as each slice contains 8 or
4 flip-flops respectively for each of the subkey generators [20][19]. Twice the number of
registers would be required for the deep pipelined architecture. Implementing the subkey
generator in this way would be a very area inefficient method to implement the subkey
generator. To save resources, FIFOs are used in place of registers to store the extended key
and extended tweak words. To implement these FIFOs, Xilinx Distributed RAM FIFOs
were used. Distributed RAM utilizes the LUTs as memory, thus reducing resource usage.
There are two main reasons for using distributed RAM. First, the synthesis tools can better
optimize the design and minimize routing delays as the location of the data is not locked
into a particular area of the FPGA. Second, since distributed RAM uses the slice logic,
direct area comparisons can be made to previous work.
Also observing the subkey architecture from [17], unrolling Threefish 8 rounds requires
two subkeys to be generated at the same time for sequential hashing of a single message.
To support the generation of both subkeys, the generator must be capable of shifting the
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extended key and tweak words by 1 word for pipelined Threefish and by 2 words for se-
quential mode. Descriptions of the inputs and outputs to the subkey generator are shown in
Table 4.1.
Table 4.1: Subkey generator signals for Skein-256
Signal Description
k(255:0) Initial key (chaining value)
t(127:0) Initial tweak value
init subkey en Asserted at beginning of new message block to load in key
next subkey Asserted to read key and tweak words
from FIFOs and generate next subkey.
Also signifies write shifted words back into FIFO if not last subkey.
last subkey Asserted when generating last subkey,
key and tweak works are not written
back into FIFOs.
shift two words Tweak and key words are shifted twice when “1”
else shifted once.
It is also important to note that in order to improve performance, an additional register
was placed at the input to the FIFO. This register reduces the delay from the output of one
FIFO to the input of another. The extra cycle affects only the generation of the first subkey
adding one cycle to the latency of the pipeline Threefish and no extra cycles to the latency
for sequential Threefish.
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Figure 4.5: Subkey generator
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4.1.4 Tree Hashing with Pipelined Core
The pipelined unrolled core is ideal for hashing multiple messages simultaneouly to in-
crease throughput but there is another advantage to this architecture. Since the pipelined
Threefish compression function can process multiple UBIs concurrently, the tree hashing
mode can be implemented using this same architecture without duplicating the cores. In
[1], multiple sequential cores were utilized to process multiple UBIs for the message at
once. The duplicate cores increase the overall area of the architecture significantly. In or-
der to illustrate how the pipelined architecture can implement tree hashing a few examples
are shown in Figures 4.6, 4.7, 4.8 and 4.8. In the first example shown in 4.6, a message
with 16 blocks and tree parameters of YL = 1 and YF = 1 is hashed in pipeline mode.
In this example all UBIs in the leaf level can be hashed in the latency of two Threefish
blocks or LATPIPE ∗2YL = 2∗LATPIPE since the pipelined core is capable of processing
up to 10 independent UBIs simultaneously. The timing diagrams illustrate which UBIs
are processed during a particular Threefish iteration. UBIXi indicates that the Xth UBI
is processing its ith message block. The remaining levels are processed in the same way.
For the same message, the tree parameters are changed to YL = 2 and YF = 2 in Figure
4.7. Although the parameters are changed, the total time is not increased since each level
now takes LATPIPE ∗ 2YL = 4 ∗ LATPIPE cycles but the number of levels was cut in
half. However, in Figure 4.8, YL = 1 and YF = 4, and the total execution time is in-
creased because of the larger tree fanout. For small messages it is apparent that pipelined
tree hashing offers no benefit. However in Figure 4.9, the message size is much large at
4096 blocks. This example shows that all of the pipeline stages are filled much more often
resulting in a significant decrease in processing cycles. Sequentially the message would
take 4096 ·LATSEQ, but with the pipelined tree hashing it only takes 464 ·LATPIPE which
is significantly less time. A detailed analysis of the effect of these parameters on pipeline
tree hashing is presented in the Performance Results and Analysis section. Additionally,
with a pipelined architecture, an entire message block must be delivered to the core every
clock cycle. In this work an ideal memory interface that is capable of delivering a 256-bit
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message block each clock cycle is used in order to achieve the best performance.
Figure 4.6: Pipelined tree hashing, YL = 1, YF = 1, msgBlocks = 16
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Figure 4.7: Pipelined tree hashing, YL = 2, YF = 2, msgBlocks = 16
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Figure 4.8: YL = 1, YF = 4, msgBlocks = 16
44
Figure 4.9: YL = 4, YF = 4, msgBlocks = 4096
4.1.5 Control
For this architecture to be fully autonomous, a control unit must be developed for the Three-
fish core. The state machine shown in Figure 4.10 is at the heart of the control unit. When
the Skein core receives the coreStart signal indicating that the messages are ready in mem-
ory, the state machine advances from the IDLE state and enters the INIT state. In this state,
the number of blocks, original byte count, and flag indicating the message was padded, for
each of the message(s) is read from memory and stored. The state machine then advances
to one of the three hashing states, SEQ, MULTIPLE MSG, or TREE based on the MODE
input while asserting the ubiStart signal to begin the first UBI. Each of the message(s) is
hashed in this state. If all messages are complete or currently in the last iteration of Three-
fish (Output UBI for sequential and multiple message hashing, or root node message UBI
for tree mode), the state machine advances to the LAST TF state. Once the final Threefish
iteration is complete, the state machine moves to the DONE state, asserts coreDone, and
returns to IDLE.
Additionally in the control unit there are two FIFOs. These FIFOs are used to store the
input message blocks so that they are available at the end of a Threefish operation to XOR
with the output. The resulting hash must also be stored in a FIFO and read as the chaining
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Figure 4.10: Controller state machine
value at the beginning of the next Threefish iteration. A complete block diagram of the
Skein core is shown in Figure 4.11. Table 4.1.5 lists the inputs and outputs to the top level
core.
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Table 4.2: Skein core inputs/output
Inputs:
clk, reset wire
coreStart wire Indicates message(s) is/are ready and to start hashing
mode vector(2) Value indicating what mode to operate in (“00” for sequential
mode, “01” for multiple message mode, and “11”
for tree hashing mode)
numMessages vector(5) Indicates the number of messages to hash from memory
when operating in multiple message mode
msgBlock vector(Nb*8) Message block from memory
Outputs:
msgBlockAddr vector(12) Address to message memory
digestValid vector(pipelineRegs) One-hot vector indicating which messages’ result is ready
digestValue vector(Nb*8) Message digest
coreDone wire Indicates all message(s) have been hashed.
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Due to the complexity of the architecture proposed in this work, multiple testing strategies
were required to verify the architecture. A comprehensive set of behavior and post place
and route simulations were used to model the hardware architecture accurately before hard-
ware verification. The testbenches were designed to resemble the hardware architecture,
and standardized test vectors were used in both simulations and hardware testing.
5.1 VHDL Simulation
Before testing the design on an FPGA, it had to be fully verified in simulation. The sim-
ulation framework from [1] was modified to accommodate the different modes of hashing
and the new memory storage scheme from this work. Rather than use a simple simulation
variable to store the messages to be hashed, an embedded memory was included in the
testbench in order to act much like the hardware testing framework would. The embedded
memories are dedicated memories on an FPGA designed to store larger amounts of data,
reducing LUT utilization. A memory storage scheme similar to that proposed in [5] was
utilized for both the simulation and hardware verfication of the architectures developed in
this work. Since multiple message hashing is a mode of this hardware architecture, the em-
bedded memory is divided to provide space for multiple messages in a single memory. For
the simulation, the testbench reads the initial chaining value, message bit length, number
of blocks, the message itself, and correct message digests from the stimulus file generated
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from the KAT test vector file. The stimulus file is generated using the JAVA test file gen-
erator from [1]. Using the bit length and number of blocks, the testbench calculates if the
last block was padded or not. If the last block is padded, a “1” is written into the most
significant bit of the first block of a page of memory. Additionally, the number of blocks
(msgBlocks) in the message and total number of message bytes (NM ) before padding are
also written to the first block of a page of memory. The message is then written into the
remaining space of memory for that page. Figure 5.1 illustrates the organization of data
in the embedded memory. Since the largest test message used is 134 blocks, the memory
is divided into 256 blocks per page. For the 8-round unrolled and pipelined design, up to
10 messages need to be stored, and thus a 4K deep embedded is needed. For the 8-round
unrolled and deep-piplined architecture, 20 messages must be stored into the memory; an
8K deep embedded is used to accommodate this.
Behavioral simulations tested each mode individually for all 2561 test vectors gener-
ated from the ShortMsgKAT and LongMsgKAT files provided by NIST and the developers
of Skein. Also, simulations were run with dynamic switching between modes as follows: 1
message hashed sequentially, 10 hashed simultaneously, and 1 hashed in tree mode repeat-
ing until all test vectors were completed.
In addtion to the behavioral simulations, post place and route simulations were exe-
cuted. Post place and route simulations are used to simulate the actual propagation delays
in an FPGA. In order for the sequential mode to operate properly, a multicycle path con-
straint is necessary so that synthesis tools are aware that the unpipelined data path registers
are not enabled every clock cycle. All the multiplexers in the Threefish core are connected
to the same control signal, and all select either the registered or unregistered input. How-
ever, the synthesis tools make no assumptions about which input to each multiplexer will
be selected during normal operation. All combinational paths that including those that will
not ever be selected during operation are analyzed bye the synthesizer. To ignore the paths
not used during normal operation, false path constraints must also be added. Due to the
number of false paths and the widths of the false data paths, the synthesis tools are not
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Figure 5.1: Message storage format
capable of processing these constraints in a reasonable amount of time or with a reasonable
amount of memory. The post place and route simulations are used to verify the timing of
the architecture before selecting a clock frequency for the hardware verification. A subset




To verify the design in hardware, a testing framework was developed for the Xilinx ML605
development board. This board is based around the Virtex-6 VC6VLT240T-1 FPGA.
Rather than build the hardware testbed from the ground up using VHDL, a soft-processor
was used to provide the Skein core with messages and control signals, as well as to verify
the results from the core. (A soft-processor is a processor that uses the logic on an FPGA
to build a traditional microprocessor.) For this work the Xilinx Microblaze core was used.
Microblaze is a 32-bit reduced instruction set computer (RISC) optimized for Xilinx FP-
GAs [18]. Using the Xilinx Embedded Development Kit (EDK) simplifies the addition of
peripherals, (e.g., I/O, memory, communications, etc). In order to test this design, eight
32-bit wide dual-port BRAMs were added to the Microblaze core to store the messages to
be hashed as well as the results from the Skein core. A simple general purpose input/output
(GPIO) interface was also added to connect the startCore, coreDone, mode, and numMes-
sages signals between Microblaze and the Skein core. Lastly, a Universal Asynchrononus
Receiver Transmitter (UART) peripheral was added to provide a communication link be-
tween the ML605 development board and a PC for debugging and printing the test results.
Figure 5.2 shows the high-level block diagram of the hardware testing framework.
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Figure 5.2: Hardware testing framework
With the Microblaze core constructed, EDK generates the necessary C libraries with
functions that allow access to the processor peripherals. A C program was written to run
the tests similarly to the VHDL testbench. The program first stores the message(s) to be
hashed in the embedded memory, as well as how many blocks each message contains,
whether the message was padded, and how many total bytes were in the original message
before padding. Once this process is complete, Microblaze asserts the correct mode and
numMessages to the core and then asserts startCore. When hashing is complete, the re-
sulting digests are written to the shared embedded memory, and the coreDone signal is as-
serted. Microblaze reads the results from the embedded memory and verifies them against
the correct digests, printing any failed results to the PC terminal connected to the UART.
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The basic flow of the hardware testing framework for both the Microblaze processor and
the Skein core is shown in Figure 5.3.
Figure 5.3: Hardware testing flow
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5.3 Synthesis and Implementation Automation
In an attempt to synthesize, implement, and test the proposed architectures in this work,
a tool developed at George Mason University was utilized [5]. The Automated Tool for
Hardware EvaluatioN otherwise known as ATHENa is a set of scripts and configuration
files that simplify the process of implementing, optimizing, and verifying the design. Cur-
rently ATHENa supports both Xilinx and Altera FPGAs.
The scripts use the embedded design tools provided by the user (e.g., Xilinx ISE, Mod-
elSim, etc.) for synthesis, implementation, and functional verification (VHDL simulations).
Two main configuration files must be edited by the user to specify how ATHENa will run.
The first file must contain a list of all HDL source files or design files that are required
to synthesize the design. The second configuration file specifies the location of source
files, output directory location for reports and output design files, target devices, optimiza-
tion method, etc. Formulas for the latency and throughput of a particular algorithm can
also be entered in this configuration file, and ATHENa will calculate which design results
in the best throughput, latency, and throughput per area. For this work, multiple target
devices were specified in the configuration file so that ATHENa must run only once for
all target devices, which include Virtex-5 XC5VLX110-3, Virtex-6 XC6VLX240T-1, and
Virtex-6 XC6VLX240T-3. The key advantage to using the ATHENa tool is the optmiza-
tion methods it provides, two of which are focused on. The optimization modes examined
are Frequency Search and GMU Optimization as they are targeted at the frequency con-
straint of the synthesis and implementation tools. Additional optimization algorithms are
provided for reduced area and custom exhaustive search algorithms. The Frequency Search
algorithm is the more primitive of the two algorithms. The user provides a desired frequecy
for each target device in the configuration file. ATHENa then synthesizes and implements
the design and determine if the desired frequency constraint was achieved. If the first im-
plementation achieves this frequency, the frequency constraint for the next iteration will be
increased by a percentage specified in the algorithm. Each time a frequency constraint is
met, the constraint is increased. If the constraint is not met, the constraint is increased by a
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lower percentage. This process is iterated until no frequency improvement is achieved. The
GMU Optimization algorithm is more complicated and modifies many of the parameters of
the tools to achieve better results. The algorithm not only modifies the frequency constraint
but also the effort level of both the mapping and place and route stages. Multiple iterations
with different cost tables are also used. Examples of performance improvements attained
for the SHA-3 algorithms through the use of ATHENa are illustrated in Figure 5.4.
Figure 5.4: ATHENa results for SHA-3 candidates [8]
This work experimented with both the Frequency Search and GMU Optimization op-
tions of ATHENa and found that the GMU Optimization method produced the best results
in terms of both maximum clock frequency and overall area for this architecture. Im-
plementations were run for both Virtex-5 and Virtex-6 devices. The results are shown in
Tables 5.1, 5.2, and 5.3 for the standard pipelined architecture (SP) and the deep-pipelined
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architecture (DP). Improvement percentages are measured against implementations with
no optimizations set in the tools.
Table 5.1: Skein-256 - Device : Virtex-5 XC5VLX110-3
Optimization Design Slices CLKSEQ CLKPIPE Number
Method (MHz) (MHz) of runs
Frequency Search SP 3278 60.0 260.8 5
GMU Optimization SP 3251 61.1 264.3 62
Frequency Search DP 3847 54.5 282.6 6
GMU Optimization DP 3895 58.3 291.2 65
Table 5.2: Skein-256 - Device : Virtex-6 XC6VLX240T-1
Optimization Design Slices CLKSEQ CLKPIPE Number
Method (MHz) (MHz) of runs
Frequency Search SP 2526 48.9 228.3 7
GMU Optimization SP 2547 55.8 246.7 72
Frequency Search DP 3018 49.1 252.4 5
GMU Optimization DP 2972 52.4 269.3 67
Table 5.3: Skein-256 - Device : Virtex-6 XC6VLX240T-3
Optimization Design Slices CLKSEQ CLKPIPE Number
Method (MHz) (MHz) of runs
Frequency Search SP 2415 57.8 255.1 6
GMU Optimization SP 2516 71.1 301.9 57
Frequency Search DP 3054 58.6 310.3 4
GMU Optimization DP 2989 67.7 330.5 61
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It is important to note that the sequential frequencies were obtained directly from the
post place and route reports, whereas the pipelined frequencies were obtained from reports
generated by the timing analyzer. Timing was also verified in hardware for the Virtex-
6 XC6VLX240-1 (ML605 Development Board). From these results, it is apparent that
in most cases, ATHENa is able to achieve significant improvements in frequency with
minimal increase in area and in some cases reduced area.
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Chapter 6
Performance Results & Analysis
In an effort to compare the architecture designed in this work accurately and fairly to pre-
vious designs, equations must be developed to determine the latency and throughput for
the different modes of hashing supported. The versatile Skein architecture was developed
using many concepts from previous work, and thus some of the metrics used in [1] can be
used and/or modified to measure the performance of the versatile Skein architecture.
Table 6.1: Variables for evaluating Skein hardware performance
Variable Description
LATSEQ Number of cycles to process single block of Threefish in sequential mode
LATPIPE Number of cycles to process a single block of
Threefish in multiple message or tree mode
CLKSEQ Maximum clock frequency of sequential data path
CLKPIPE Maximum clock frequency of pipelined data path
msgBlocksi Number of msgBlocks for a given message i
numMsgs Number of messages to hash in multiple message mode
pipelineRegs Number of pipeline registers (10 for standard pipeline, 20 for deep pipeline)
OHSTARTUP Overhead cycles before start of hashing
OHOUTPUT Overhead cycles to complete output UBI of Skein
Nb Number of bytes in a single message block
YL Tree leaf-size encoding
YF Tree fan-out encoding
YM Maximum tree height
UBIL Total number of UBIs at the leaf level in a tree
UBIF Total number of UBIs at all levels except leaf level
LATL Total number of cycles to process leaf level of tree
LATF Total number of cycles to process all levels except leaf level
Before developing the equations to calculate the performance of this architecture for
each of the modes, a set of variables is defined for these equations. Table 6.1 lists these
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variable along with some previously defined variables for reference.
6.1 Sequential Hashing
Since the system clock frequency CLKPIPE of the FPGA is used to drive all flip-flops
in the design, when hashing a single message in sequential mode, the internal state reg-
ister is not enabled every clock cycle. Enabling this register every CY CLESEN clock
cycles creates a multicycle path. In order to determine CY CLESEN between enabling
the internal state register, the delay of each of the independent paths in the Threefish core
must be considered. From the delay of the sequential (unpipelined) path, the maximum
clock frequency, CLKSEQ, for that path can be determined. Similarly, the maximum clock
frequency for the pipelined path, CLKPIPE , can be determined. Thus the number of cy-
cles between enable pulses when operating in sequential mode is defined by Equation 6.1.
With CY CLESEN defined, the total latency of Threefish in sequential mode, LATSEQ,
is defined by Equation 6.2. Subsequently this latency can be substituted in the throughput







LATSEQ = CY CLESEN · 10 (6.2)
TPSEQ =
CLKSEQ ·msgBlocks ·Nb · 8
OHSTARTUP +msgBlocks · LATSEQ +OHOUTPUT
(6.3)
The OHSTARTUP and OHOUTPUT variables signify the number of cycles before the
message hashing begins and the number of cycles to complete the output UBI(s) of Skein.
Due to the storage of the number of blocks in a particular message in memory, sequential
hashing requires a single cycle to retrieve this value before starting to hash the first message
block. Thus, for sequential hashing OHSTARTUP = 1. For Skein variants where the
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output size is equal to the state size as used in this work, the calculation of TPSEQ uses
OHOUTPUT = LATSEQ.
6.2 Multiple Message Hashing
The pipelined Skein architecture was only researched in [9] and no equations have been
developed to define accurately the performance of this hashing method. The throughput
reported in [9] was the absolute maximum throughput of the pipelined core assuming all
pipeline registers are always utilized. When hashing multiple messages, each message may
not contain the same number of blocks, and there may not be enough messages to fill the
pipeline completely. Both when the pipeline is completely filled and not completely filled
must be addressed when calculating the throughput in multiple message mode. Using the
number of messages, numMsgs, the number of blocks for each message, msgBlocksi,
and the number of pipeline stages in the Threefish core, pipelineRegs, the throughput,
TPMM , for a given set of messages is given by the summation in Equation 6.4. When
numMsgs = pipelineRegs and all the messages contain the same number of blocks, the




CLKPIPE ·msgBlocksi ·Nb · 8
OHSTARTUP + (LATPIPE ·max(msgBlocks)) +OHOUTPUT
(6.4)
max(TPMM) =
CLKPIPE ·msgBlocks ·Nb · 8 · pipelineRegs
OHSTARTUP + (LATPIPE ·msgBlocks) +OHOUTPUT
(6.5)
Similarly to sequential hashing, additional cycles are required to read the number of
blocks for each message from memory before beginning hashing. For multiple message
hashing with the pipelined core, OHSTARTUP = 10, and for the deep pipelined core,
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In developing the versatile round architecture, the Xilinx dedicated carry-chain primi-
tives were used. When synthesizing the design, these primitives are treated as black boxes,
and the timing values used for the maximum clock frequency estimate are very inaccurate.
Therefore, the implementation frequencies are the most accurate comparison. The sequen-
tial throughput TPSEQ shows a decrease in performance due the the fact that the system
frequency CLKPIPE limits the ability of the architecture to run in sequential mode at the
reported CLKSEQ. Also, the reported CLKSEQ from synthesis for previous designs are
likely higher than they would be after implementation. However, the multiple message
mode shows a significant increase in maximum throughput. A speedup of 4.9 is seen for
each implementation as the ratio of latencies (50/102) times the number of messages pro-
cessed in tree mode (10) is 4.9. Once again, this maximum speedup is achieved only when
the pipeline is 100% utilized,(i.e. numMsgs = pipelineRegs and all messages have the
same number of msgBlocks). Although the pipelined architecture contains 10 “cores,”
the increase in latency prevents the design from providing and ideal speedup of 10. Al-
though this design was optimized to favor the multiple message and tree hashing, it could
be equally feasible to optimize the design for sequential hashing. This optimization method
would reduce the system clock speed CLKPIPE so that it an integer multiple closest but
less than to the maximum achievable system clock speed. This allows for sequential hash-
ing to run at its highest possible performance. The third and final way this design could be
optimized is to implement dynamic clock frequencies. This would allow the hardware to
access the FPGAs clocking resources and modify the system clock frequency when switch-
ing between hashing modes. In doing so, all modes would optimized for their best possible
performance. This is a suggested area of future work.
6.3 Pipelined Tree Hashing Performance
The most complex mode, the pipelined tree hashing mode, requires an in-depth analysis
to determine how the tree parameters YL and YF affect throughput. A similar analysis was
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conducted in [1] and [16] for the duplicate unrolled core architecture. This work modifies
those results and applies them to the pipelined tree hashing mode. Many of the assumptions
made in previous work are also removed in the development of the performance equations.
The overall message overhead for a given message and different YL and YF parameters is
also explored.
6.3.1 Message Processing Overhead
To better understand the effects of the tree hashing parameters YL and YF , one can exam-
ine the message overhead created in tree hashing versus sequential hashing. In sequential
hashing, the total number of message blocks processed is equal to the number of message
blocks in the message, and no message overhead is incurred. When tree hashing, each
block of the message is processed at the leaf node level, and the results of the leaf level
UBIs form a new message. The number of message blocks in each of these new messages
formed at each tree level constitutes the message overhead for tree hashing. Examining
the example trees in Figure 6.1, the message overhead in the first tree with YL = 1 and
YF = 1, the tree must process 7 additional message blocks after the leaf level for a total
of 15 message blocks. For the example with YL = 1 ad YF = 2, the message overhead is
decreased to 4 message blocks.
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Figure 6.1: Tree structure with different YL and YF [1]
Thus, an additional message block must be processed for each UBI in the tree except
for the root node. Therefore the message overhead for a given tree is given by Equation
6.6 where the number of UBIs for a given message is calculated using the algorithm from
[16] shown in Table 6.3 where UBIL represents the number of UBIs at the leaf level of the
tree and UBIF represents the remaining UBIs at all other levels of the tree. The minimum
possible overhead for YL = YF is given by Equation 6.7 where k is the resulting number of
tree levels for a given message.
MSGOH =














As YL and YF are increased, the number of messages blocks processed by each UBI is
increased, and therefore fewer UBIs are needed for a message of a given size. In Figure
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UBI Nodes in Tree Algorithm







UBIF = UBIF + UBIs
}
Table 6.3: Calculating the UBI nodes in a Skein tree [1]
6.2, the overhead for a message of 8192 blocks with YF = YL is illustrated. As one would
expect, as YF and YL are increased the number of UBIs in the tree decrease and thus less
additional messages need to be processed.
Figure 6.2: Message overhead for YF = YL,msgBlocks = 8192
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In order to better understand the impact of YF and YL separately, Figures 6.3(a) and
6.3(b) analyze each of the parameters independently. In Figure 6.3(a), YL is held constant
at 1, and YF is varied. It is evident that as YF increases, the message overhead decreases.
However, when compared to Figure 6.3(b), where YL is varied and YF is fixed at 1, the
decreased is not a drastic. It can be concluded that the reduction of the original message at
the leaf level is the dominant factor in determining overall message overhead.
(a) Message overhead for varying YF ,msgBlocks = 8192
(b) Message overhead for varying YL,msgBlocks = 8192
Figure 6.3: Message overhead for tree processing
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The graphs in Figure 6.4 illustrate the message overhead as a percentage of the original
message size for YL and YF values of 1, 2, 4, and 8. It is clear that as each parameter is in-
creased the maximum message overhead as well as the asymptote of the message overhead
decreases. The message overhead is lowest when YL = 8 and YF = 8 at 1/255 or 0.39%.
Figure 6.4: Message overhead for tree hashing
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6.3.2 Tree Performance
To measure the performance of Skein’s tree hashing mode, the resulting tree structures
for given messages must be carefully analyzed. Previous equations developed in [1] and
[16] made particular assumptions regarding the utilization of multiple cores. In particular,
regardless of the actual tree structure, it was assumed in [16] that all cores are fully utilized
at all times for any size message and that the resulting tree structure for particular message
is “complete”. For a tree to be considered complete, each UBI at the leaf level must process
exactly 2YL message blocks, and each UBI at the remaining levels must process exactly 2YF
message blocks. It is obvious that only for messages of certain sizes for a given YF and
YL will a tree be complete. This work has developed an algorithm to better describe the
performance of tree hashing by removing these assumptions.
The following algorithms in Tables 6.4 and 6.5 calculate the latency for both the leaf
level UBIs and remaining UBIs separately as LATL and LATF respectively. Subsequently,
the same equation from [16] shown in Equation 6.8 can be used to determine the through-
put. These algorithms are much more accurate as they determine if there are UBIs that do
not process either exactly 2YL message blocks for leaf level UBIs or exactly 2YF message
blocks for subsequent levels of the tree. The separate algorithms also help in showing the
different impacts of YL and YF .
TPTREE =
CLKPIPE ·msgBlocks ·Nb · 8
OHSTARTUP + (LATL + LATF ) +OHOUTPUT
(6.8)
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LATL = LATL + (msgBlocks− (2YL · (UBIL − 1)))
else
LATL = LATL + 2
YL
end if






LATL = LATL · LATPIPE
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Table 6.5: Calculation of LATF
done = 0
LATF = 0























LATF = LATF + (UBIPREV LEV EL − (2YF · (UBIF − 1)))
else
LATF = LATF + 2
YF
end if
else if(UBIF == 1)then
LATF = LATF + UBIPREV LEV EL
done = 0
else
LATF = LATF + 2
YF
end if
UBIPREV LEV EL = UBIF
end while
LATF = LATF · LATPIPE
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As an example, consider the proposed tree hashing situation from Figure 6.5 that was
shown earlier where YL = YF = 4 and msgBlocks = 4096.
Figure 6.5: YL = 4, YF = 4, msgBlocks = 4096
Using the formulas above, the latency of the leaf level nodes LATL is 26·LATPIPE ·2YL
because a total of 256 UBIs are needed to process the leaf level. The remainder of the tree
is comprise of 17 UBIs including the root node. Since the root node requires the results
from all below it, it cannot run simultaneously with any other UBIs. During the last stage
of leaf level processing 4 pipeline stages are left open, these can be used to process the
second level of the tree. Account for these two factors the latency of the remainder of the
tree is 3 ·LATPIPE ·2YF for a total of 29 ·LATPIPE ·2YF or 464 ·LATPIPE which correlates
with Figure 6.5.
The graphs shown in Figures 6.6 and 6.7 illustrate the speedup achieved for different
tree parameters. As stated earlier, the maximum speedup for the standard pipelined core
is 4.9. From the discussion of message overhead, the greater the value of YF and YF , the
lower the overhead and thus one would expect increased throughput. In Figure 6.7, where
YF = YL, the results do indicate that the greater the parameters the greater the speedup.
However, YF = YL = 8 does not yield the best speedup of until the messages become
much larger. The slow growth of the speedup of YF = YL = 8 is shown in 6.8. Examining
the graphs in Figure 6.6, it is evident that the greatest speedups are achieved when YL = 8,
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but not while YF = 8 for smaller messages. With the lower values of YF , a greater number
of UBIs is created but each with a decreased total latency.
Figure 6.6: Maximum theoretical speedup of pipelined tree hashing
The large number of pipeline stages is capable of processing a greater number of UBIs
each with a decreased latency quicker than few UBIs with longer latencies as is the case
with YF = 8. As the message size increases greatly, the number of UBIs increases even
when YF = YL = 8, and will approach the maximum speedup. When fewer UBIs exist
on a level, more pipeline stages are wasted. For instance, when YF = YL = 8 and 256 ≤
msgBlocks ≤ 65536, only two levels exist in the tree with the second level being the root
node. Once the root node is reached in the processing, all but one pipeline stage is wasted
until processing is complete. Efficiency graphs are also provided in Figures 6.9 and 6.10.
These graphs follow from the speedup graphs and represent the ratio of achieved speedup
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versus the maximum possible speedup for the pipelined core. The values for maximum
achievable throughput are shown in Table 6.6. These values are equivalent to those of the
multiple message hashing as the ideal tree hashing would be able to fully utilize all pipeline
stages except when processing the root node. For very large messages, the time to process
the root node would be negligible in comparison to processing the rest of the tree.
Figure 6.7: Maximum theoretical speedup of pipelined tree hashing YF = YL
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Figure 6.8: Maximum theoretical speedup of pipelined tree hashing YF = YL
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Figure 6.9: Maximum theoretical efficiency of pipelined tree hashing
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Figure 6.10: Maximum theoretical efficiency of pipelined tree hashing YF = YL
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Table 6.6: Tree hashing results
Clk TPTREE Num Cores
Designer Device Slices (MHz) (Mbps)
Schorr [16] XC5VLX110-3 3024 59.3 3037.0 2
Schorr [16] XC5VLX155-3 5657.0 54.9 5625 4
ThisWork XC5VLX110-3 3251 264.3 6633.4 1
ThisWork XC6VLX240T-1 2547 245.6 6164.1 1
ThisWork XC6VLX240T-3 2516 301.9 7577.1 1
Although for most messages tree hashing provides much greater performance, smaller
message can be hashed faster in sequential mode for certain cases. An area of future work
may be to intelligently determine which mode to use based on message size, if sequential
mode is not required. In order to do so, the cutoff point where tree mode surpasses sequen-
tial mode in throughput must be analyzed. The graphs in Figures 6.11 and 6.12 compare
the sequential mode execution time to the tree hashing execution time, only for the message
processing stage. It is obvious that messages that only require one UBI in tree mode will
be worse than the execution time of sequential mode as the latency of the pipeline used for
tree mode is greater than that of the unpipelined data path used in sequential mode. This is
confirmed by the graphs. The worst case for the tree mode compared to sequential mode is
when YL = 8. Tree mode does not outperform sequential mode in this case until between
500–550 depending upon the value of YF . These are small messages, and it is safe to say
that tree hashing outperforms sequential hashing in essentially all cases.
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Figure 6.11: Theoretical execution time
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This work accomplished several goals. A versatile FPGA architecture for Skein was devel-
oped. This architecture is capable of hashing messages in three different modes, sequential,
multiple message, and pipelined tree hashing. This architecture used FPGA resources ef-
ficiently so that no CLB overhead was introduced in the Threefish function. An additional
implementation explored the use of a “deep pipeline” that split 64-bit additions into two 32-
bit addition executed in two clock cycles in order to reduce the critical path. The ATHENa
automation tools were used to automate the synthesis and implementation process as well
as optimize the final hardware implementation. The fully autonomous architecture was
verified both in simulation and in hardware using a custom testing framework that utilized
the Microblaze soft-processor.
Comprehensive analysis of the performance of this architecture with respect to each
operating mode was conducted using equations developed in this work or modified from
previous work. From this analysis the benefits of having each of the modes are clear. Sin-
gle messages are hashed more efficiently in sequential mode as the latency is decreased.
The pipelined tree hashing mode can also be used to speed up the hashing of a single mes-
sage, especially for larger messages where the message overhead is decreased. For hashing
multiple unique messages simultaneously, the pipelined architecture greatly increases the
throughput.
There are a few areas of this architecture that should be explored in future work. The
versatile Skein architecture in this work was able to utilize the hardware elements of Xilinx
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FPGAs efficiently. However, this architecture may be modified to accommodate the differ-
ent hardware elements of FPGAs from other vendors such as Altera. The Skein-512-224,
Skein-512-256, Skein-512-384 and Skein-512-512 variants should also be explored as they
are recommended for SHA-3.
The second area of future work to be explored is duplicating the pipelined core similarly
to the way that the standard unrolled core was duplicated in [1]. The difficulty in duplicat-
ing the unrolled and pipelined core would be the message delivery. This work assumed an
ideal memory interface where an entire message block can be delivered each clock cycle.
As multiple pipelined cores are added, the memory requirement would be significant. Since
the latency of the pipelined core is much longer than that of the standard unrolled core, the
additional cycles may be used to read the messages from memory into a buffer before they
are needed. The performance of architectures with both a single or multiple pipelined cores
when using non-ideal memories should also be conducted in future work.
The pipelined architecture developed in this work is capable of hashing multiple mes-
sages simultaneously or a single message in tree mode. If a modification to the Skein
algorithm provided a mode where entire blocks of a single message could be streamed in
at a time, without having to wait for previous blocks to complete, the message overhead
created by the tree mode would be eliminated. The security of such a modification would
have to be carefully examined by the developers of Skein.
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